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Abstract—This paper presents a Direct Mapped Method
(DMM) for real-time simulation of high switching frequency
resonant converters. The DMM links state variables to diode
statuses and provides an exact and noniterative solution to
network equations. The proposed method is implemented
on FPGA to simulate an LLC converter with switching
frequencies ranging up to 500 kHz. The best reported im-
plementations of DMM achieve a 25 ns simulation time-step
for a wide range of clock frequencies, ranging from 40 MHz
to 320 MHz.
Index Terms—Real-time simulation, FPGA, high switch-
ing frequency converters, resonant converters, power elec-
tronic converter modeling.
I. INTRODUCTION
A
ADVANCES in semiconductor technology allow the
increase of the efficiency and power density of modern
power electronic converters (PECs) by operating them at
higher switching frequencies (>50 kHz). Resonant converters
are particularly of interest and renowned for their higher power
density with typically small L/C components [1], [2]. These
converters are typically operated using soft switching tech-
niques to preclude switching losses, reduce filtering require-
ments, and to mitigate electromagnetic interference (EMI) [3],
[4]. Among various resonant topologies [5], the LLC converter
has drawn attention for its unique characteristics such as low
voltage stress on the secondary rectifier and high efficiency at
high input voltages [6], [7].
These technology advancements are however very challeng-
ing for the realm of FPGA-based Hardware-In-the-Loop (HIL)
real-time simulation (RTS). HIL simulation is a prototyping
technique used to assess the performance of control/protection
systems in the design or installation stages. FPGAs are pro-
grammable devices that have played a pivotal role during the
last decade in the RTS of PECs for HIL applications [8]–[10].
The main challenges faced by the FPGA-based HIL of high
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switching frequency (HSF) converters come from the limited
memory resources and the heavy processing requirements
given the small calculation time-step.
Two main modeling approaches are typically employed
in FPGA-based RTS to model switching devices: i) The
Associate Discrete Circuit (ADC); and ii) The Resistive Switch
Model (RSM). The ADC switch model was introduced in
the 90s [11] and has been since extensively utilized for
RTS applications, provided that the simulation time-step (∆t)
is sufficiently small [8]–[10]. However, ADC is prone to
fictitious oscillations that can alter the behavior of a PEC
model in particular when dealing with HSF. Various techniques
exist to alleviate these drawbacks [12]–[15], but are unpractical
for resonant converters because the adopted switch model
affects the resonant tank behaviour. The RSM on the other
hand uses a two-valued resistance for the switch (Ron ≃ 0
and Roff ≫ 0) [16]–[20]. RSM produces more accurate
results compared to ADC when modeling PECs, but has
the drawbacks of a variable admittance matrix and heavier
computations in real-time.
To circumvent the heavy computational burden of RSM, the
inverse of the nodal matrix for all possible switch combina-
tions can be precomputed. This approach, however, consider-
ably limits the number of switches due to FPGA memory re-
quirement limitations. The Sherman-Morrison-Woodbury for-
mula has been utilized to compute the updated inverse matrix
on the fly [18], but the method is unpractical for HSF PECs,
and neglects the iterations needed to determine the state of
natural commutation devices such as diodes. Methods for
handling the RTS of diodes can be found in [16], [17], [19],
[20]. In [16], unrealistic parasitic elements are augmented
in parallel with switches that may alter the behavior of the
converter, more so when resonant converters are considered.
The method proposed in [17] results in large time-steps and
as such is inadequate for the simulation of HSF PECs. A
predictor-corrector algorithm has been used in [19] to decouple
the switches from the circuit elements and to simulate them
simultaneously. However, due to the stability concerns, very
short time-steps should be selected which results in increased
hardware resources when dealing with large circuits. More
recently, the RSM has been used to simulate low-frequency
PECs [20]. This method, however, uses an iterative solver
to deal with switches, which makes it unpractical for the
simulation of HSF PECs.
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Fig. 1. LLC converter used in this paper.
The RTS of HSF converters is more challenging since
it requires very small time-steps which can be restrictive
for the iterative solver. To obviate the iterative procedure
while adopting the RSM, some specific simplifications are
often made for the determination of switch states. In [21],
a commercial RTS method has been used to simulate an LLC,
with the switching frequency of 20 kHz which is relatively
low. The simulation of an LLC converter with a switching
frequency of 60 kHz has been presented in [22], where the
LLC model is built by breaking down the converter into
interconnected modules. This approach relies on intra-module
delays which can cause erroneous results. In [23], an LLC
converter with a resonance frequency of 160 kHz has been
simulated using FPGA. The simulations have been done by
making use of Forward Euler (FE) method where a time-step
of 15 ns has been achieved. The FE is not however a generic
approach and might not work for certain LLC parameters. This
will be discussed for the first time in this paper.
This paper proposes a Direct Mapped Method (DMM) for
accurate RSM-based simulation of HSF resonant converters.
The method offers higher computational performance while
providing the same level of accuracy compared to iterative
solutions. The DMM proceeds by constructing a mapping
function that relates the state variables of the circuit to switch
states. The mapping function is then used to directly determine
switch states during the simulation. In this paper, the DMM
is used to implement an FPGA-based LLC simulator with
parameters taken from the literature. It is demonstrated that
the method is successful in the accurate simulation of LLC
converters with switching frequencies ranging up to 500 kHz.
The remainder of this paper is organized as follows. The
theoretical background of resonant and LLC converters are
briefly presented in Section II. In Section III, the DMM is elab-
orately presented while its application for an LLC converter is
discussed. Section IV presents the FPGA implementation of
the DMM and discusses experimental results.
II. DC-DC RESONANT CONVERTER
A typical DC-DC resonant converter is comprised of three
stages: an inverter, a 2- or 3-element resonant tank, and
a rectifier. The inverter consists of a MOSFET half-bridge
or full-bridge, operated with a fixed 50% duty cycle. The
power flow of the converter is controlled by modulating the
frequency of the square wave with respect to the tank’s
Fig. 2. Voltage gain of LLC tank versus F = fs/fr for different quality
factors.
resonant frequency. The rectifier stage converts its AC input
to a DC output voltage which is filtered by a capacitor. A
transformer is often used in the rectification stage for scaling
and isolation purposes.
The resonant tank modulates the voltage using L-C elements
such as series LC, parallel LC, LLC, etc. These resonant tanks
are selected depending on the converter application [24]. In
this work, we will focus on the LLC converter topology which
is comprised of a full-bridge inverter and a full-bridge rectifier,
see Fig. 1. The LLC converter is used in many applications
such as power electronic-based distributed generation, electric
vehicles, computer and communication systems [25]–[28].
The proposed DMM is, however, applicable to other resonant
topologies as well.
A. Overview of the LLC Resonant Converter
The LLC converter is a multi-resonant converter with res-
onant frequencies fr = fr1 = 1/(2pi
√
LrCr) and fr2 =
1/(2pi
√
(Lr + Lm)Cr). With reference to Fig. 1, Lm is em-
bodied in the magnetizing inductance of the transformer which
helps to reduce the size and the cost of the the converter [26].
LLC resonant tank gain, G(F ), is defined as the magnitude of
its inputoutput voltage transfer function. Typical voltage gains
of the LLC tank for different normalized switching frequencies
F = fs/fr, (fs being the switching frequency) are obtained
from [29]:
G(F ) =
(m− 1)F 2√
(mF 2 − 1)2 + (m− 1)2F 2(F 2 − 1)2Q2 , (1)
where Q is the quality factor, and m is the inductance ratio:

Q = (
√
Lr/Cr)/Rac
m = (Lr + Lm)/Lr
Rac = (8n
2/pi2)RL
. (2)
Rac denotes the reflected load resistance RL, seen from
the resonant tank side, and n is the turn ratio of the isolation
transformer.
B. LLC Operation
Fig. 2 depicts the LLC voltage gain for different values of
quality factor Q, which are used for the analysis and design
of the resonant converter. fr2 delimits the capacitive and the
inductive regions of the resonant tank, which are associated
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Fig. 3. LLC with Parameter Set #1: (a)-Resonant current (ir) of the LLC
converter calculated by FE and BE methods with identical time-step of
15 ns, (b)-Close-up view of ir during blocking mode.
with the Zero Current Switching (ZCS) and Zero Voltage
Switching (ZVS) regions, respectively. The MOSFET-based
LLC converters are preferably operated in the ZVS region,
i.e. fs > fr2 , since it significantly mitigates the switching
losses [5]. When LLC is working with fr2 < fs < fr1 , at the
end of one half resonant cycle, during a certain time interval
no power is delivered to the load and the whole resonant
current passes through the magnetizing inductance. During
this time interval, the rectifier is said to be in blocking mode
(irecin = n|ir − im| ≃ 0). The region where fs > fr1 refers to
an operational mode of the LLC where a resonant half cycle
is not completed and interrupted by the switching of other
MOSFET.
C. LLC Simulation
In this paper, the LLC converter of Fig. 1 is considered for
which two sets of parameters are chosen from the literature
as listed in Table I. In this table, LLC with Parameter Set #1
[23] and Parameter Set #2 [30] has the resonant frequency of
160 kHz, 500 kHz, respectively. We will show in this section
why an iterative solution is needed to accurately simulate the
LLC converter.
As proposed in [19] and [23], an explicit integration method
such as FE can be used to avoid the iterative process. This
however necessitates adopting a sufficiently small simulation
time-step. For the sake of clarity, let us recall that FE offers
a recursive solution to x˙(t) = f(x(t)) in the following form:
x(t) = x(t−∆t) + ∆tf(x(t−∆t)). (3)
By applying Eq. (3) to the resonant inductors of the resonant
tank of the LLC, an explicit expression for the rectifier’s input
current is obtained (see Fig. 1):
irecin (t) = n{ir(t)− im(t)}
= n{ir(t−∆t) + ∆tLr vLr(t−∆t)
−im(t−∆t)− ∆tLm vLm(t−∆t)}.
(4)
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Fig. 4. LLC with Parameter Set #2: (a)-Resonant current (ir) of the LLC
converter calculated by FE and BE methods with identical time-step of
15 ns, (b)-Close-up view of ir during blocking mode.
TABLE I
CIRCUIT PARAMETERS FOR LLC CIRCUITS
Parameter Parameter Set #1 [23] Parameter Set #2 [30]
fr1 (kHz) 160 500
fr2 (kHz) 60 210
n:1 1.5:1 33:1
Vin (V) 600 400
Vout (V) 400 12
Lr (µH) 25 4.5
Lm (µH) 150 21.6
Cr (nF) 40 22
Co (µF) 1000 3000
P(kW) 5.3 1
RL(Ω) 30 0.144
It is proposed in [23] to use Eq. (4) to determine the mode
of the full-bridge rectifier; positive mode when irecin (t) ≥ 0,
(d1, d2, d3, d4) = (1, 0, 0, 1), and negative mode otherwise —
(d1, d2, d3, d4) = (0, 1, 1, 0). However, such an approach may
lead to either inaccurate results or instability, even for very
small time-steps. This behavior is partly due to the fact that this
method completely ignores the blocking mode of the converter.
Fig. 3.a gives the resonant current, ir, for LLC with Pa-
rameter Set #1 (see Table I), calculated by either making
use of FE or backward Euler (BE) methods, and assuming
a time-step of 15 ns. It is noted that BE method is applied
through an iterative solution. The zoomed view of resonant
current during the blocking mode is shown in Fig. 3.b. It
is seen from this figure that in contrast with BE method,
the current ir calculated by the method proposed in [23] is
oscillatory during the blocking mode period. The blocking
mode is in fact disregarded during the simulation i.e., only
positive and negative modes are considered, and the model
alternates between the two modes during the blocking period.
The effects of ignoring the blocking mode for LLC with
Parameter Set #2 (see Table I) are observed in Fig. 4. Similar
to the previous case, ir is calculated by either BE or FE
with the same 15 ns time-step. It is seen from Fig. 4 that ir
calculated by FE is oscillatory during the blocking mode. It is
also seen from Fig. 4 that, as opposed to LLC with Parameter
Set #1, the results of FE and BE are quite different for LLC
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Fig. 5. Single-phase rectifier circuit.
with Parameter Set #2. This indicates that the accuracy of the
method proposed in [23] can be affected by circuit parameters.
During our simulations, it was also observed that the res-
onant current calculated by FE method becomes unstable for
∆t ≥ 30 ns. It is also worth noting that another possible mode
of the rectifier stage of the LLC circuit of Fig. 1 is the short
circuit mode, i.e. (d1, d2, d3, d4) = (1, 1, 1, 1) which is also
disregarded by explicit methods such as [19], [23].
III. DIRECT MAPPED METHOD
A. DMM Analysis of the LLC
Without losing any generality, we consider the circuit of
Fig. 5, which represents the rectifying stage of the LLC. Both
AC and DC side circuits are replaced by a Norton equivalent
circuit comprised of a conductance in parallel with a time-
dependent current source. The Norton equivalents result from
the BE discretizition.
The following systems of equations associate network equa-
tions of the circuit of Fig. 5 using a classical nodal analysis:
Yσrecvn = i , (5)
Yσrec =

g1 + gd1 + gd2 −g1 −gd1−g1 g1 + gd3 + gd4 −gd3
−gd1 −gd3 g2 + gd1 + gd3

, (6)
i =
[
ih1 , −ih1 , ih2
]
,T (7)
where Yσrec is the admittance matrix, σrec ∈ {0, 1, ..., 15}
refers to the 16 diodes status combinations, vn = [v1, v2, v3]
T
is the unknown nodes voltages and i is the current injection
vector. gdi = 1/Rdi , i ∈ {1, 2, 3, 4} are the conductances
associated with the diodes (gdi = gon or goff, with respect to
the diode status combination σrec).
Eq. (5) can be rewritten as:
Yσrecvn = i = Bi
h , (8)
B =

+1 0−1 0
0 +1

 . (9)
ih = [ih1 , i
h
2 ]
T , (10)
In addition, diodes voltages can be defined using a connec-
tivity matrix, T, as:
Fig. 6. Mapping history currents to diode statuses.
vd = Tvn , (11)
T =


+1 0 −1
−1 0 0
0 +1 −1
0 −1 0

 (12)
where vd is the vector of diode voltages: vd =
[vd1 , vd2 , vd3 , vd4 ]
T . From (8) and (11), vd can be obtained
as follows:
vd = T(Y
σrec )−1Bih. (13)
The RSM requires the correct state of each diode (ON/OFF)
at each time-point. This is done by checking whether the sign
of the diode’s voltage or its current (vdi = Rdiidi , Rdi > 0)
is positive or negative. However, from (13), one can find that
diode di conducts whenever ϑdi > 0, i ∈ {1, 2, 3, 4}:
ϑd1 = +(gd2gd3 + gd3gd4 + gd3g2 + gd4g2)i
h
1
−(gd2gd3 + gd2gd4 + gd2g1 + gd4g1)ih2 , (14)
ϑd2 = −(gd1gd4 + gd3gd4 + gd3g2 + gd4g2)ih1
−(gd1gd3 + gd1gd4 + gd1g1 + gd3g1)ih2
, (15)
ϑd3 = −(gd1gd2 + gd1gd4 + gd1g2 − gd2g2)ih1
−(gd1gd4 + gd2gd4 + gd2g1 + gd4g1)ih2 , (16)
ϑd4 = +(gd1gd2 + gd2gd3 + gd1g2 + gd2g2)i
h
1
−(gd1gd3 + gd2gd3 + gd1g1 + gd3g1)ih2 . (17)
Hence, for each combination σrec, a system of inequalities
combining (14)-(17) is obtained, and the Fourier-Motzkin
elimination [31] is used to evaluate its feasibility.
The feasibility check reveals that only 4 feasible diode
combinations exist, those for which d1 = d4 and d2 = d3.
A mapping function f(ih1 , i
h
2 ) linking the state variables to
diode states, (ih1 , i
h
2 ) 7−→ σrec ≡ (d1, d2, d3, d4), can be
obtained. Fig. 6 demonstrates this mapping function in the
ih1 i
h
2 -plane with four half lines dividing the plane into four
feasible regions: (0, 0, 0, 0) = Blocked, (1, 0, 0, 1) = Positive,
(0, 1, 1, 0) = Negative and (1, 1, 1, 1) = Shorted. The half
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lines start at the origin and have slopes of ±m1 and ±m2, as
illustrated in Fig. 6. The slopes m1 and m2 are given by:
m1 =
goffgoff + goffgoff + goffg2 + goffg2
goffgoff + goffgoff + goffg1 + goffg1
, (18)
m2 =
gongon + gongon + gong2 + gong2
gongon + gongon + gong1 + gong1
. (19)
Eqs. (18) and (19) reduce to:
m1 =
goff + g2
goff + g1
, (20)
m2 =
gon + g2
gon + g1
. (21)
Assuming goff ≃ 0, slope m1 is approximated by:
m1 ≃ g2
g1
. (22)
From (22), one can observe that the slope m1 (which
delimits the Blocked from the Positive and Negative states)
is approximately independent of diode conductances and is a
function of both AC and DC side parameters. It also appears
from Eq. (22) that explicit solvers such as those used in [19],
[23] — which substitute the Norton equivalent of the AC side
by a pure current source (g1 = 0) — discard the Blocked
mode of the rectifier because they forcem1 to infinity. Such an
approximation is not problematic if the slope m1 is very large
such as for Parameter Set #1, but can considerably degrade
the simulation results for other parameters, such as those of
Parameter Set #2.
B. Simulation Algorithm
The aim of this section is to develop a simulation algorithm
for the LLC converter of Fig. 1. The inverter is operated in
controlled mode, and DMM is used to determine the diode
states. Network equations for the LLC converter of Fig. 1
are formulated using the Modified Augmented Nodal Analysis
(MANA) [32] after discretizing all elements using BE rule:
Aσx(t) = B
[
u(t), ihistac (t), i
hist
dc (t)
]T
. (23)
where Aσ is the MANA matrix for switch combination σ,
B is the incidence matrix, x(t) is the vector of unknown
variables. u(t) = vdc(t) is the input DC voltage, i
hist
ac (t), and
ihistdc (t) are ac and dc side history vectors, respectively. x(t)
is comprised of node voltages (vn(t)), the current entering
the DC voltage source (iDC(t)) and the current entering
the secondary port of the transformer (iDB(t) = −irecin (t)):
x(t) = [vn(t), iDC(t), iDB(t)]. The history vectors are com-
prised of the history currents that result from the backward
discretization of the L/C components in the circuits: ihistac (t) =
[ihist
Cr
(t), ihist
Lr
(t), ihist
Lm
(t)], and ihistdc (t) = [i
hist
Cf
(t)]. More on the
use of MANA for the simulation of power electronic circuits
can be found in [17], [33].
To reduce the computational burden of solving Eq. (23) at
each time-point of the simulation, the following formulation
is used:


ihistac (t+∆t)
ihistdc (t+∆t)
y(t)

 =


H
σ(t)
ac,u H
σ(t)
ac,ac H
σ(t)
ac,dc
H
σ(t)
dc,u H
σ(t)
dc,ac H
σ(t)
dc,dc
H
σ(t)
y,u H
σ(t)
y,ac H
σ(t)
y,dc




u(t)
ihistac (t)
ihistdc (t)

 ,
(24)
where Hσ-,- are precomputed matrices obtained from sim-
ple algebraic manipulations of B and inverse of Aσ . y(t)
is a vector comprised of desired output variables, y(t) =
[vo(t), ir(t), im(t)]. Similar rewritings are used to determine
the history currents associated with the Norton equivalents of
the ac and dc sides:
{
ih1(t) = H
σinv(c(t))
1,u u(t) +H
σinv(c(t))
1,ac i
hist
ac (t)
ih2(t) = H2i
hist
dc (t)
, (25)
where σinv is the switch combination associated with the
inverter’s state, which is defined as a function of the gating
signal c(t) driving S1 and S4 (see Fig. 1), given the controlled
operation of the inverter:
σinv(c(t)) =
{
6, if c(t) = 0
9, if c(t) = 1
. (26)
The DMM function is used to determine σrec and σ:
σrec(t) = f(i
h
1(t), i
h
2 (t)), σrec(t) ∈ {0, 6, 9, 15}, (27)
σ(t) = 16 · σinv(c(t)) + σrec(t). (28)
DMM consists mainly in solving the following (see Fig. 6):

p1(t)
p2(t)
p3(t)
p4(t)

 = sgn




−m1 1
+m1 1
−m2 1
+m2 1


[
ih1 (t)
ih2 (t)
] , (29)
where sgn(·) is the sign function. The DMM function reads
henceforth as follows:


(p1(t), p2(t)) = (+1,+1)⇒ σrec(t) = 0
(p2(t), p3(t)) = (−1,+1)⇒ σrec(t) = 6
(p1(t), p4(t)) = (−1,+1)⇒ σrec(t) = 9
(p3(t), p4(t)) = (−1,−1)⇒ σrec(t) = 15
. (30)
From the mathematical formulation given above, the fol-
lowing algorithm is used at each time-point to simulate the
LLC:
1) Determine σrec(t) using Eqs. (25), (29), and (30);
2) Determine σ(t) using Eqs. (26) and (28);
3) Compute the output vector y as well as the history vectors
ihistac and i
hist
dc for the next time-point using Eq. (24).
This algorithm is referred to as the Two-Stage Algorithm be-
cause it involves two Matrix-Vector Multiplications (MVMs):
Step 1) is performed by combining Eqs. (25), (29) into a single
MVM following which Eq. (30) is used to determine σrec.
Step 2) is a simple binary word concatenation and is therefore
instantaneous. Step 3) constitutes the second stage MVM of
the algorithm.
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Fig. 7. Data-flow Diagram: (a) Two-Stage Algorithm; (b) Single-Stage
Algorithm.
C. Low-latency Implementation of the DMM
Fig. 7.a illustrates a dataflow diagram for the Two-Stage
Algorithm, and shows the data dependency of the two stages
(through σ(t)) that forces their serial execution. Moreover,
each stage involves matrix vector multiplications (MVMs) that
hinders reaching to a small time-step.
It is possible to reduce the time-step if one rewrites Eqs. (25)
in the following form:


ih1 (t) = H
σinv(c(t))
1,u u(t)
+ H
σinv(c(t))
1,ac H
σ(t−∆t)
ac,u u(t−∆t)
+ H
σinv(c(t))
1,ac H
σ(t−∆t)
ac,ac i
hist
ac (t−∆t)
+ H
σinv(c(t))
1,ac H
σ(t−∆t)
ac,dc i
hist
dc (t−∆t)
ih2 (t) = H2H
σ(t−∆t)
dc,u u(t−∆t)
+ H2H
σ(t−∆t)
dc,ac i
hist
ac (t−∆t)
+ H2H
σ(t−∆t)
dc,dc i
hist
dc (t−∆t)
. (31)
Hence, knowing u(t − ∆t), σ(t − ∆t), ihistac (t − ∆t),
ihistdc (t −∆t), u(t), and c(t) would suffice to determine σ(t).
Fig. 7.b illustrates how this rewriting yields a Single-Stage
Algorithm version of the DMM by breaking the data de-
pendency. The only limitation of this approach is that two
consecutive simulation steps are needed to produce the output
vector y(t). Section IV will demonstrate that the hardware
u(t)
MVM
y(t  Δt)
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u(t) u(  Δt)
z
-1
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Fig. 8. Datapath of the hardware implementation of the LLC simulator
using Single-Stage DMM Algorithm.
× 
+
× 
× 
+
× 
Mults
+
Adder Tree
DP UNIT
ROMs
Matrix 
Array
Vector 
Array
Matrix
Data
m-Input 
Vector  
NN
m
m m-Input
Fig. 9. The (N,m) MVM module used in the proposed LLC simulator:
The module is composed of N ×m ROMs and N m-Input DP units.
implementation of the Single-Stage results in an input-output
latency of two time-steps, but that it is legitimate since the
simulation time-step is halved compared to the Two-Stage
version of the algorithm.
IV. FPGA IMPLEMENTATION
A. Hardware Implementation
A hardware implementation of the Single-Stage DMM
algorithm datapath is shown in Fig. 8. The architecture is
almost a one to one map of the dataflow diagram of Fig. 7.b,
and consists of two main computing units: a) The first unit is
devoted to updating history terms and computing outputs of
interest, i.e. Eq. (24); b) The second unit evaluates the DMM
function, i.e. Eqs. (28)-(31). Eq. (24) is implemented by a
dedicated MVM module; Eqs. (29) and (31) are combined and
implemented by a dedicated MVM module as well. Eqs. (30)
is a simple lookup table. Eq. (28) consists of a bit string
concatenation and comes at no hardware cost.
Each MVM module from Fig. 8 is shown in Fig. 9. The
MVM module implements the multiplication of an n × m
matrix by an m× 1 vector, and is made up of a set of N ×m
Read-Only Memories (ROMs) and N m-input Dot-Product
(DP) units, where 1 < N < n is a parallelization parameter.
The two MVM modules present in the LLC simulator of
Fig. 8 handle n1 × m1 = 7 × 5 and n2 × m2 = 4 × 6
matrices, and as such are defined by parameters (N1,m1)
and (N2,m2). In Section IV-C, a design space exploration
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TABLE II
DESIGN EXPLORATION TARGETTING THE KINTEX K325T
Item 40 MHz 200 MHz 320 MHz
F
P
I
Min. Time-Step 25 ns 25 ns 25 ns
In-Out Latency 50 ns 50 ns 50 ns
Registers 1,224 (0.3%) 1,697 (0.4%) 2,373 (0.6%)
LUTs 1,090 (0.5%) 1,095 (0.5%) 1,223 (0.6%)
DSP Blocks 88 (10.5%) 88 (10.5%) 88 (10.5%)
BRAM 22 (4.9%) 22 (4.9%) 22 (4.9%)
H
R
T
Min. Time-Step 100 ns 40 ns 34.375 ns
In-Out Latency 200 ns 80 ns 68.750 ns
Registers 211 (0.1%) 350 (0.1%) 498 (0.1%)
LUTs 277 (0.1%) 329 (0.2%) 311 (0.2%)
DSP Blocks 22 (2.6%) 22 (2.6%) 22 (2.6%)
BRAM 5.5 (1.2%) 5.5 (1.2%) 5.5 (1.2%)
is presented to discuss the impact of parameters N1 and N2
on area occupation, and simulation time-step.
B. Number Format
An FPGA can handle real arithmetic using either fixed-point
(FXP) or floating-point (FP) format. The FXP format uses
less hardware and yields a datapath of lower latency, but has
a limited dynamic range. The FP number format allows for a
larger dynamic range, but its hardware arithmetic operators are
costly in terms of FPGA resource consumption, and require
deeper pipelines than their FXP counterparts. Due to latency
considerations, this paper considers solely the FXP number
format. The limited dynamic range issue of the FXP format is
addressed by normalizing matrix entries using a per-unit scale.
The targeted FPGA, a Kintex K325T from Xilinx, uses an
asymmetric multiplication block (25× 18 signed). Hence, the
selected number format used by the LLC simulator will be
different whether we are dealing with a vector (FXP 25.23)
or a matrix (FXP 35.29) in order to offer a good precision
to the precomputed matrices and good computation accuracy,
while reducing the area footprint of the simulator. A similar
idea was presented in [16] and is adopted here.
C. Design Space Exploration
This section presents a design space exploration whose pur-
pose is to evaluate the impact of parametersN1 andN2 on area
occupation, and simulation time-step. Two implementations
are considered in this design exploration, the first approach
consists in a Fully Parallel Implementation (FPI) that sets
N1 = n1 = 7, and N2 = n2 = 4; whereas the second
approach will resort to a Hardware Reuse Technique (HRT)
that consists in setting N1 < n1 and N2 < n2, thus time-
multiplexing the computations. In this paper, the adopter HRT
approach sets N1 = 1 and N2 = 1.
Also considered is the effect of the FPGA clock frequency
on the timing performance and simulation time-step. Various
clock frequencies are investigated, namely 40 MHz, 200 MHz
and 320 MHz. The timing closure is met by varying the
pipelining depth of the DP Unit accordingly. When the
40 MHz clock frequency is targeted, the DP Unit is purely
combinational.
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Fig. 10. LLC with Parameter Set #2: (a): Output voltage, vo, (b):
Switching frequency (fs) and fault period.
Table II presents the design exploration results for the
Kintex K325T for each design approach and each target
frequency. It shows that the smallest simulation time-steps
(25 ns) are obtained when a FPI approach is adopted. FPI
is however the most expensive approach in terms of hardware
consumption. The HRT trades simulation time-step for area
footprint. Hence, this approach allows considerable saving in
hardware utilization (up to 4 folds), with a very acceptable
impact on the simulation time-steps, which are less or equal to
100 ns. For HRT, smaller time-steps are achieved by increasing
the clock frequency, with the smallest time-step (34.375 ns)
obtained for the highest clock frequency (320 MHz). The
200 MHz implementations are the most balanced options for
both FPI and HRT approaches.
That being said, all reported implementations are charac-
terized by a very low hardware utilization, a small simulation
time-step (≤ 100 ns), and an input-output (In-Out) latency
of two time-steps. These notable results are more obvious
from Table III, which lists from the literature works dealing
with the real-time simulation of high-frequency converters,
i.e. ≥ 50 kHz. As one can see from Table III, where the
200 MHz FPI and HRT results have been reproduced, the
proposed implementations have indeed a very small footprint
and offer one of the smallest time-steps ever reported in
the literature. It is noteworthy that, thanks to the proposed
DMM, these outcomes are obtained using an implicit solver,
without decoupling any part of the circuit, and while using a
simultaneous and exact switch state solution.
D. Computational Accuracy
The computational accuracy of the hardware LLC simulator
(200 MHz FPI) is assessed through a test sequence lasting
0.6s. Parameter Set #2 in Table I is considered. During the
test sequence, the input voltage is kept constant at 400 V.
The FPGA simulation results are validated against an offline
iterative solution, as shown in Fig. 10, where the output voltage
(vo) and the switching frequency are shown. The test sequence
comprises the following steps:
1) t = 0s-0.1s: Operation of the inverter at fs = 312.5 kHz.
2) t = 0.1s-0.13s: Load is shorted (fault); fs = 312.5 kHz.
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TABLE III
COMPARISON WITH THE EXISTING WORK ON THE FPGA-BASED REAL-TIME SIMULATION OF RESONANT CONVERTER.
Power Electronic Circuit FPGA Resource Consumption
∆t (ns) Solver Application Sw. Frq. (kHz) FPGA Clk (MHz) Number Format LUTs Registers BRAM DSP48
FPI 25 BE LLC 500 K7-3251 320 FXP 32.29/25.22 1,095 (0.5%) 1,697 (0.4%) 22 (4.9%) 88 (1.05%)
HRT 40 BE LLC 500 K7-3251 320 FXP 32.29/25.22 329 (0.2%) 350 (0.1%) 5.5 (1.2%) 22 (2.6%)
[23] 15 FE Batt. Charger 160 K7-4102 66.67 FXP 25.23 45,560 (17.9%) 44,277 (8.7%) 106 (13.3%) 43 (2.8%)
[18] 36 BE AC-DC-AC 50 V7-4853 200 SFP4 116,670 (38%) 68,920 (11%) 1,202 kb (3%) 762 (27%)
[22] 100 FE LLC 60 NR6 NR NR NR NR NR NR
[34] 40 PC5: FE-BE NPC NR K7-4102 25 32 47,028 (25.8%) 42,642 (11.2%) 91 (11.6%) 120 (17.7%)
[35] 40 Sw. fct + FE Batt. charger 100 ZYNQ 200 FXP 32.20 NR NR NR NR
[16] 80 BE 3-Φ inverter 200 V5-507 200 FXP 35.30/25.16 229 (7%) 3,531 (10.8%) 44 (33.3%) 176 (61.1%)
[36] 50 Sw. fct + FE 3-Φ inverter 100 V7-4853 200 FXP 72.43 3,943 (1.3%) 893 (0.1%) NR 170 (6.1%)
1K7-325: Kintex XC7K325T. 2K7-410: Kintex XC7K410T. 3V7-485: Virtex XC7VX485T 4SFP: Single precision FP. 5PC: Predictor-Corrector. 6NR: Not Reported. . 7V5-50: Virtex VC5VSX50T.
3) t = 0.13s-0.25s: Fault cleared; fs = 312.5 kHz.
4) t = 0.25s-0.48s: The switching frequency fs is increased
from 312.5 kHz to 500 kHz.
5) t = 0.48s-0.6s: Operation at fs = 500 kHz.
From Fig. 10, one can see that the vo gradually decreases
and finally settles at ≈ 12 V as fs is increased from 312.5 kHz
to fs = 500 kHz. Fig. 11 offers close-up views of four instants,
as identified in Fig. 10. The FPGA results are overlapped
in the same figure and show very good agreements with the
reference. At 500 kHz, the output voltage shows a slight dc
offset (Fig. 11.g) that is not larger that 0.2%.
To further assess the accuracy of the FPGA result, each
signal is compared to its offline reference. The 2-norm relative
error is used as a measure of accuracy [37]:
e =
||fs − fr||2
||fr||2 (32)
where fs and fr are FPGA results and offline reference,
respectively. Table IV reports the 2-norm errors for the FPGA
results for each sub-sequence as well as for the entire test
TABLE IV
LLC WITH PARAMETER SET #2 [30]: 2-NORM RELATIVE ERRORS
Sequence vo ir im
0.00s-0.10s 0.024% 0.383% 0.120%
0.10s-0.13s 0.001% 0.001% 0.016%
0.13s-0.25s 0.021% 0.338% 0.131%
0.25s-0.48s 0.006% 0.391% 0.131%
0.48s-0.60s 0.023% 0.499% 0.048%
0.00s-0.60s 0.018% 0.336% 0.124%
sequence. All the reported errors are below 0.5% and show
the very good performance of the FPGA implementation in
different operating mode and condition of the LLC.
V. CONCLUSION
This paper presented a direct mapped method for the accu-
rate real-time simulation of high switching frequency resonant
converters. The method obviates the need for iterations while
providing accurate simulation results. The benefits of the pro-
posed method was demonstrated through the implementation
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of an FPGA-based LLC real-time simulator capable of achiev-
ing a time-step of 25 ns while offering a very small hardware
footprint. A design space exploration was proposed to discuss
the opportunity of further reducing the area occupation by
reusing parts of the computational datapath. It was shown that
such an approach can result in considerable savings for higher
clock frequencies. The LLC simulator performance has been
evaluated for the case of a 500 kHz LLC converter. It has
been shown that the DMM real-time results are in excellent
agreement with those obtained by offline iterative solution. A
2-norm relative error of less than 0.5% for various operating
modes has been reported, which was also shown to hold true
in the presence of a fault.
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